NEC System Technologies, Ltd.
Japanese version
Products&ServicesCompany ProfileCSRContact Us

HOMEPress Releases ListPress Releases

Press Releases


Linking the C Language-Based System LSI Design Environment with the System Verification Environment


- Enhancing C Language System Design Capability by Linking CyberWorkBench and LogicBench -

January 23, 2007-NEC System Technologies, Ltd. and Hitachi Information and Communication Engineering, Ltd. have linked CyberWorkBench, a C language-based system LSI design environment with LogicBench, a prototyping platform for system design. With the goal of enhancing the design and verification environment for C language-based system LSIs.,this linkage can significantly reduce the development cycle by improving the design process efficiency for system LSIs that are increasingly larger and higher in function.

NEC System Technologies incorporated Hitachi's LogicBench, a prototyping platform provided by Hitachi Information and Communication Engineering, as a new verification environment for its CyberWorkBench, a design environment based on the "All-in-C" concept(*1). Aiming to strengthen the verification environment, the "All-in-C" concept is the designing of system LSIs from operation synthesis to format verification done entirely in C language.

Hitachi Information and Communication Engineering recently added NEC's CyberWorkBench, an LSI design environment offered by NEC System Technologies, to its LogicBench, Hitachi's prototyping platform. This will enable the company to strengthen its business providing verification platforms that comprehensively covers the entire process of system design, including algorithm design up to FPGA(*2) prototyping.

The benefits of the enhanced system LSI design environment are as follows.

1. More than 10 million possible gates for logic mapping, facilitating the design of large-scale system LSIs
  By using LogicBench with four compactly packaged (120mmx120mm) FPGAs, a 5-million-gate-level system LSI logic created in C language using CyberWorkBench can be entirely mapped. Also, by stacking several LogicBenches, more than 10 million gates for logic mapping are possible.

2. Enhances verification speed by one hundred times
  By using VirtualTurbo, a dedicated PCI board that enables linkage between LogicBench and a PC, LogicBench can be linked with logic simulators or C model verification, thereby increasing the verification speed. In addition, the incorporation of this design into LogicBench increases the speed of C model verification by several dozen MHz, which is several hundred times the conventional speed.

*1 "All-in-C" Concept
  There are two aspects to this concept. (1) Designing all modules that constitute hardware in C language (all modules in C). (2) Both design and verification done in C language (all processes in C)

*2 FPGA (Field Programmable Gate Array)
  Programmable LSI


HOME Products&Services Company Profile CSR Contact Us
Site Map Privacy Terms of Use Japanese
Copyright(C) NEC System Technologies, Ltd. All rights reserved.